Abstract: A 2.4GHz low noise amplifier has been designed in a standard CMOS 0.35 urn process. The transistor model is Bsim3 for 0.35um process. The amplifier provides a forward gain of 33dB with a noise figure only 0.92dB while drawing 17mw from a 1.5 V supply. Design simulation results are presented in this paper.
I. INTRODUCTION
As we know, the first stage of receiver is commonly a low-noise amplifier (LNA), whose main function is to provide enough gain to overcome the noise of subsequent stages (such as mixers), but not so much to cause the mixer overload. Secondly, an LNA should add as little noise as possible to minimize the impact on the overall noise performance. Thirdly, an LNA should accommodate large signals without distortion, i.e., provide good linearity. Frequently, an LNA also must provide specific impedance, such as 50 Ohms, to the input source and output load, which are particularly important. In addition, an LNA should provide low power consumption especially in portable systems.
The design of an LNA is full trade-offs between optimum gain, lowest noise figure, optimum input and output matching, high linearity and lower power 
CIRCUIT DESIGN
Following the circuit design given in [1] [2] , and w i t h details presented in another conference [4] , the complete circuit is shown in Figure 1 . It was found that two-stage amplifier was required to achieve the desired gain, and Figure 3 . The simulated LNA achieves a noise figure of 0.9dB at 2.4GHz. The S11 and S22 parameters of LNA are illustrated in Figure 4 . The simulated S11 and S22 are -23dB, -9dB respectively. The linearity of the LNA, which is normally evaluated by the output referred third-order intercept point (OIP3), is plotted in Figure 5 . The simulated OIP3 is around 25dBm. 
IV. CONCLUSION
In this paper, we have demonstrated a low noise amplifier in a standard CMOS 0.35um process, which can be the first amplifier in the receiver of a portable system. Based on the simulation results, we believe that CMOS is a suitable technology for wireless receiver design and will provide the integration of a complete communication system on a single chip in the future.
